We base our approach to the design of complex logic ICs on four premises:
IC DESIGN IS A COSTLY BUSINESS
odology [11] was the first widely accepted tool for managing this complexity, and it was followed by CAD tools, which increase design abstraction levels, and then HDLs (Hardware Description Languages), which facilitate communication with CAD tools. The popular HDLS VHDL 16] and Verilog 18] are typical in that they represent designs textually, as sets of connected components; each component can be described by its behaviour or by a set of lower-level components. However, these, and many other textual HDLs represent the more abstract parts of a design poorly, and designers often prefer to work up their ideas using informal graphical notations, which they then regenerate in the less intuitive textual form (cf. [6] , [14] ). Subsequent textual alterations are rarely back-propagated to the diagrams, and their mnemonic value is lost.
These designersmand text-book authors often use the same approach--are intuitively working at the level of the device's abstract architecture, that is, its major components, their hierarchy of responsibility, and the communication paths between representing the components' functionality. It also synthesises the data channels, via which the functional units communicate, and associated synchronisation hardware. The PICSIL compiler then amalgamates the textual and diagrammatic parts of the design into HardwareC and SLIF [9] representations. In a third phase, PICSIL's synthesis manager coordinates the automatic translation of these HardwareC and SLIF descriptions by the Olympus [2] and OctTools [12] suites, and some special-purpose synthesis programs, to produce a core layout and amalgamates this with a set of pin assignments which the user has created, thereby producing a conventional CIF layout file for fabrication.
PICSIL REPRESENTS BUILDING BLOCKS AS DFDS
Data Flow Diagrams [3] are the basis of a suitable notation for representing organisation within hardware designs. Figure 2 To make DFDs suitable for describing hardware systems, they were "fortified" in three areas. First a single consistent diagrammatic syntax for PICSIL DFDs was chosen. The syntax of conventional DFDs is vague, as they were designed for hand drawing, and various authors have adapted them differently. Returning to DeMarco's original notation [3] was not desirable, as it lacks some important features, (e.g., a way to control process activation). Secondly, the informal "structured English" used for a specifying a DFD's data dictionary (flow formats) and process transform (functionality) was replaced by formal diagrammatic and textual notations. Thirdly, some modest additions to the common software-oriented vocabulary were introduced to make DFDs more suitable for hardware description. The most important components (as shown in Figure 3 ) are discussed in this paper. Pearson, Lyons, and Apperley [15] discuss others, such as routers, which steer data between groups of processes, and elements, which allow components in a diagram to be replicated. [8] , and Ward[20] . This avoids tainting the pure functional code with management duties (which would be the result of making sections of the code conditional on external events). More detail on controllers can be found in [14] and [15] .
By contrast with controllers, which perform a management function, the data-processing specifications in PICSIL have syntax and semantics typical of current high-level programming languages (that is, comparatively low-level).
In a PICSIL DFD tree, data-processing functionality is associated with the leaf, or primitive, nodes, and is written in PICSIL Process Transform Language, PPTL [14] which is based on HardwareC [9] . In PPTL a designer designs hardware using proce- In order to illustrate the syntax and semantics of the PICSIL language, the design of a simple serial interface will be considered. The device accepts characters from a 6800 parallel bus and converts them into a continuous data stream for transmission. Simultaneously, it can convert serial input data into parallel data characters to be written to the 6800 bus. A status register can be read to determine whether a character has been read by the serial port and is ready for transfer to the CPU. The status register can also be read to determine whether the device is ready to receive another character from the 6800 bus for transmission over the serial port. The number of data bits and stop bits is determined by a control word written to the device over the 6800 bus. Figures 4 to 7 show a complete PICSIL definition for the serial interface (apart from the two primitive processes SendSerialChar and ReceiveSerialChar, which have been omit-ted for space reasons). Figure 4 shows top level representation as it would appear on the designers screen. Each of the components of this diagram is described below.
Processes (See Figure 3(a) ) Processes transform incoming flows into outgoing flows. They contain a name and a unique address within the diagram. Each process in a diagram is defined in more detail. Primitive processes have a level of abstraction which is low enough to be defined textually in the data dictionary. Non-primitive processes are more abstract and are refined in a child DFD.
Non Primitive Process Decomposition Figure 5 shows the refinement of the non-primitive process InterfaceSeriaIPort into three sub-processes which in turn can be decomposed. Decomposition of a process adds no new functionality to the system. It only defines it in more detail.
Links (small shadowed boxes in Figure 3 (d) Links are purely notational symbols which are added to the child diagrams automatically, so that all flows attached to a parent process also appear in the child diagram. Import links show data flows arriving at the diagram, and contain a disc, representing an approaching arrowhead; export links show data flows exiting from the diagram, and contain a cross, representing the tail of a departing arrow. Import/export links contain a cross overlaid with a disc.
Primitive Process Decomposition
The actual information-processing behaviour of a system is specified in the textual data dictionary entries of its primitive processes. All primitive processes in a system execute concurrently and restart themselves on completion unless prevented by a controller. Figure 6 shows the PPTL data dictionary entry for the primitive process Interface6800Bus. It can be seen that it resembles a C function definition: the name of the process is followed by the declaration of its local variables, then statements for input processing and output. This syntax of PPTL is akin to that of HardwareC [9] , with a number of extensions to support the different types of inter-component communication, and improved representations for timing constraints and concurrency.
When a designer refines a primitive process for the first time, the PICSIL editor automatically generates a textual PPTL process skeleton for it, and then the designer fleshes this out with PPTL statements defining its functionality.
External Entities (See Figure 3(b) 
THE PICSIL EDITOR
The PICSIL editor has been designed for simplicity and transparency. It uses a direct manipulation interface to allow diagrams to be input and edited graphically. The editor supports multiple windows, and a new window is opened for each object that is refined.
At present, only the graphical components of a PICSIL design are parsed interactively, so complete consistency can only be maintained between graphi-cal objects. For example, if a data flow is changed, all other diagrams which use it are automatically updated. At present no consistency is maintained between graphical and textual views. However, researchers in visual programming languages [7] , [10] discuss techniques that can be used to maintain the consistency between graphical and textual views.
Ten designs have been input using the editor in order to test it. This experience has demonstrated that the language is sufficiently powerful to represent a wide variety of device types succinctly and elegantly. However, the level of interaction in the current system could still be improved. Features such as block move operations (allowing any number of objects to be selected and moved at the same time), version control and the ability to reuse components from other designs would allow the design space to be explored more effectively. 
THE PICSIL SYNTHESIS MANAGER
The various editors which are used to capture a PIC-SIL design are only the first phase in a chain of tools for translating a design through successively lower levels of abstraction. Some of these tools are publicdomain systems and some were created by the authors of this paper to augment, and provide bridges between, the public-domain systems.
The combination of Olympus (for high level synthesis) and Octtools (for logic and layout synthesis) was identified as a satisfactory framework for the PICSIL synthesis system. To provide a complete synthesis path (see Figure 8 ) two additional tools were developed; the PICSIL compiler and the slif2oct translator (SLIFmSequential Logic Intermediate Formmis an intermediate design representation generated by Olympus).
The first phase of synthesis is performed by the PICSIL compiler, which translates PICSIL descriptions (captured by the PICSIL editor) into Olympus' input language, HardwareC. While HardwareC has constructs corresponding to most PICSIL components, it lacks any representation of data stores and routers, so instead, they are synthesised by the PIC-SIL compiler into SLIF and stored until they can be incorporated into the output generated by Olympus.
The second phase of the synthesis is performed mainly by the Olympus suite of programs, under the control of the Synthesis Manager, and involves generation of a SLIF (netlist) representation of the whole design. In the third phase of the synthesis, the Synthesis Manager uses a bridge program (slif2oct) to translate the SLIF design into an appropriate input form for the OctTools suite of programs which, still under the control of the Synthesis Manager, perform logic and physical synthesis. The resulting layout and a proprietary pad frame are integrated and used to produce a CIF file which is suitable for input to the fabrication process.
The synthesis path involves a large number of programs which have to be invoked in the correct sequence, provided with the correct data, and instructed to perform the correct actions. The PICSIL Synthesis Manager reduces the overhead in learning to use these by abstracting this complexity into a small set of high-level parameters (see Figure 9 ), which the designer specifies, and from which it generates and issues the necessary commands to drive the synthesis [15] . HardwareC [9] is a textual language with a similar interconnection paradigm to the one used in VHDL and Verilog. However it also provides channels which use a predefined synchronisation protocol. This frees the designer to focus on the modules' functionality rather than their interaction. The language was oriented towards synthesis from the outset, whereas VHDL and Verilog were originally simulation-based. 
